AMENDMENTS TO THE CLAIMS:

Please amend claims 1, 14 and 15 as follows.

This listing of claims will replace all prior versions, and listings, of claims in the application:

1. (currently amended) Apparatus for processing data, said apparatus comprising:

(i) a shifting circuit;

(ii) a bit portion selecting and combining circuit; and

(iii) an instruction decoder, responsive to ~~a single instruction multiple data~~an instruction to control said shifting circuit and said bit portion selecting and combining circuit, for performing an operation upon a data word Rn and a data word Rm, wherein said operation yields a value given by:

(a) selecting a first portion of bit length A of said data word Rn extending from one end of said data word Rn;

(b) selecting a second portion of bit length B of said data word Rm subject to an arithmetic right shift by a right-shift amount specified as a shift operand within said ~~single instruction multiple data~~ instruction, said right-shift amount being independent of said bit length A of said first portion; and

(c) combining said first portion and said second portion to form respective different bit position portions of an output data word Rd.

2. (original) Apparatus as claimed in claim 1, wherein said first portion extends from a most significant bit end of said data word Rn.

1061908
PAGE 3/12 * RCVD AT 4/10/2006 2:39:43 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-5/8 * DNIS:2738300 * CSID:703 816 4100 * DURATION (mm-ss):03-06

3. (original) Apparatus as claimed in claim 1, wherein said first portion extends from a least significant bit end of said data word Rn.

4. (previously presented) Apparatus as claimed in claim 1, wherein said shift operand can specify a number of bit-positions representing an amount of arithmetic right shift to apply to said data word Rm.

5. (original) Apparatus as claimed in claim 1, wherein said first portion and said second portion abut within said output data word Rd.

6. (original) Apparatus as claimed in claim 5, wherein said output data word has a bit length of C and C = A + B.

7. (original) Apparatus as claimed in claim 6, wherein A = B.

8. (original) Apparatus as claimed in claim 1, wherein A = 16.

9. (original) Apparatus as claimed in claim 1, wherein B = 16.

10. (cancelled).

1061908
PAGE 4/12 * RCVD AT 4/10/2006 2:39:43 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-5/8 * DNIS:2738300 * CSID:703 816 4100 * DURATION (mm-ss):03-06

11. (original) Apparatus as claimed in claim 1, wherein said instruction combines a data value pack operation with a shift operation.

12. (original) Apparatus as claimed in claim 1, wherein said shifting circuit is upstream of said selecting and combining circuit in a data path of said apparatus.

13. (original) Apparatus as claimed in claim 12, wherein said selecting and combining circuit is disposed in parallel to an arithmetic circuit within said data path.

14. (currently amended) A method of data processing, said method comprising the steps of decoding and executing ~~a single instruction multiple data~~an instruction by performing an operation on a data word Rn and a data word Rm, wherein said operation yields a value given by:

(i) selecting a first portion of bit length A of said data word Rn extending from one end of said data word Rn;

(ii) selecting a second portion of bit length B of said data word Rm subject to an arithmetic right shift by a right-shift amount specified as a shift operand within said ~~single instruction multiple data~~ instruction, said right-shift amount being independent of said bit length A of said first portion; and

(iii) combining said first portion and said second portion to form respective different bit position portions of an output data word Rd.

1061908
PAGE 5/12 * RCVD AT 4/10/2006 2:39:43 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-5/8 * DNIS:2738300 * CSID:703 816 4100 * DURATION (mm-ss):03-06

15. (currently amended) A computer program provided on a computer-readable medium, said computer program for controlling a computer to perform the steps of decoding and executing ~~a single instruction multiple data~~an instruction for performing an operation upon a data word Rn and a data word Rm, wherein said ~~operaiton~~operation yields a value given by:

(i) selecting a first portion of bit length A of said data word Rn extending from one end of said data word Rn;

(ii) selecting a second portion of bit length B of said data word Rm subject to an arithmetic right shift by a right-shift amount specified as a shift operand within said ~~single instruction multiple data~~ instruction, said right-shift amount being independent of said bit length A of said first portion; and

(iii) combining said first portion and said second portion to form respective different bit position portions of an output data word Rd.

1061908
PAGE 6/12 * RCVD AT 4/10/2006 2:39:43 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-5/8 * DNIS:2738300 * CSID:703 816 4100 * DURATION (mm-ss):03-06